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Abstract
A 2.4GHz TX in 65nm CMOS defines three channels us-
ing three high-Q FBARs and supports OOK, BPSK and MSK.
The oscillators have −132dBc/Hz phase noise at 1MHz offset,
and are multiplexed to an efficient resonant buffer. Optimized
for low output power ≈−10dBm, a fully-integrated PA im-
plements 7.5dB dynamic output power range using a dynamic
impedance transformation network, and is used for amplitude
pulse-shaping. Peak PA efficiency is 44.4% and peak TX effi-
ciency is 33%. The entire TX consumes 440pJ/bit at 1Mb/s.
Introduction
Body Area Networks (BANs) for continuous health mon-
itoring applications require radios that are both reliable and
energy efficient in order to minimize device size and extend
battery lifetime. Due to short transmit distances and an energy-
asymmetric star topology, a low output power of −10dBm is
sufficient for the sensor node [1]. Low PA power consumption
places stringent power constraints on LO generation and mod-
ulation to maintain high overall TX efficiency. Recent work
shows that high-Q direct-RF resonators, such as FBAR and
SAW, provide low-power and stable LOs [2, 3], avoiding slow-
starting, power-hungry PLLs. Low tuning range, however, lim-
its operation to a single channel. Typical PAs are not optimized
for low output power, and this presents additional challenges.
This work proposes a high-Q RF resonator-based frequency
generation architecture that scales to multiple channels by mul-
tiplexing resonators. A three-channel FBAR-based TX operat-
ing in the 2.4GHz ISM band demonstrates the idea. Addition-
ally, a PA optimized for low output power is proposed, with an
integrated tunable impedance transformation network capable
of amplitude pulse-shaping for improved spectral efficiency.
Multi-Channel Transmitter Architecture
Fig. 1 shows the TX architecture. Three FBAR oscillators
are multiplexed to an efficient resonant buffer which directly
drives the PA. The buffer stage also incorporates matched de-
lays with inverted phase to provide BPSK modulation. Since
the output power is low, overall TX efficiency is critical, and
informs the design choices for LO generation, modulation, and
channel multiplexing. A low voltage design (0.7V) coupled
with rail-to-rail swing on all RF nodes is used for improved
power efficiency. Full swing on the oscillator minimizes short-
circuit current in the buffers, while full swing at the input of the
PA maximizes overdrive. The TX is designed for a datarate of
1Mb/s and supports three simple modulation schemes: OOK,
BPSK and MSK, all with pulse-shaping capability.
Fig. 1 also shows the schematic of a Pierce oscillator [2]
used for one channel. This inverter-based circuit provides
rail-to-rail output swing and reduces power consumption by
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Fig. 1. TX architecture with the FBAR oscillator of one channel
2x over an NMOS-only implementation via current re-use.
The oscillator consumes 150𝜇W. A digitally controlled capac-
itor bank, CMSK, tunes the oscillator center frequency over a
600kHz range with a 9.5kHz step-size, which is sufficient for
1Mb/s GMSK modulation. The measured phase noise at the
antenna is −132dBc/Hz at 1MHz offset. The oscillators have
a startup time <4𝜇s, permitting aggressive TX duty-cycling.
The outputs of the three FBAR oscillators are multiplexed
using transmission gates onto a resonant buffer that isolates the
oscillator from the variable Miller capacitance of the PA. The
low input-capacitance of the buffer also minimizes loading on
the oscillator. Resonance of the large PA gate capacitance with
an on-chip inductor minimizes power consumption since the
buffer only needs to compensate losses in the tank. As pulse-
shaping is handled by the PA and linearity is not a concern, the
buffer is implemented as a CMOS inverter and gives rail-to-rail
swing to the PA. Full-swing input from the oscillator leads to
low short-circuit current. The buffer consumes 100𝜇W. When
compared to a non-resonant buffer, resonance results in greater
than 2.5x lower buffer power, and 30% lower system power.
Integrated Pulse-Shaping Power Amplifier
The proposed push-pull PA is illustrated in Fig. 2. Tran-
sistors M1 and M2 are biased at ≈𝑉𝑇𝑁 and ≈(𝑉𝐷𝐷 + 𝑉𝑇𝑃 )
respectively with on-chip resistive-divider DACs to trade-off
short-circuit current and on-resistance. With the PA driven
strongly by rail-to-rail inputs from the buffer, drain node𝐷 has
a full 0 to 𝑉𝐷𝐷 swing, which gives the highest PA efficiency.
However, in order to radiate −10dBm, a 50Ω antenna requires
only 200mVp-p swing. To achieve this while also maintaining
rail-to-rail swing at𝐷, an impedance up-converter to 𝑍𝐿>50Ω
is used. The push-pull topology is better than inductor-biased
topologies (such as class E) since node𝐷 only requires a swing
of 𝑉𝐷𝐷 (and not 2𝑉𝐷𝐷) for maximum efficiency operation.
A fully-integrated tapped-capacitor matching network is
used for the impedance up-conversion. Digitally tunable ca-
pacitors 𝐶1 and 𝐶2 are simultaneously varied to maintain res-
onance, while up-converting to various values of 𝑍𝐿 as shown
by the governing equations and examples in Fig. 2. A 7.5dB
output power tuning range is achieved with negligible increase
in matching network complexity, while rail-to-rail swing at
node D provides maximum efficiency in all these settings. In
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Fig. 2. Integrated PA with pulse-shaping using dynamic impedance
transformation and its governing equations
addition, these capacitor bank settings can be switched dynam-
ically, at rates>10MHz, and are hence used for efficient ampli-
tude pulse-shaping. This is opposed to a power-hungry linear
mixer + PA approach. Traditional methods of efficient pulse-
shaping like supply modulators [4] can be used in addition to
this technique to expand the output power range even further.
Measurement Results
The TX is fabricated in a 65nm CMOS process. A 0.7V sup-
ply powers the RF circuits and a 1V supply powers the digital
switches in the multiplexers and capacitor banks. Unless other-
wise specified, all measurements reported are for a PA supply
of 0.7V. The peak PA efficiency is 43% for an output power of
−7dBm. When the PA operates at 0.5V, peak PA efficiency is
44.4% for an output power of−9.3dBm. Overall TX efficiency
is plotted in Fig. 3 as the impedance transformation ratio is var-
ied. At 0.7V PA supply, peak TX efficiency is 28.6% and at 1V,
it is 33%, the highest for all frequency-stable transmitters with
sub-mW outputs operating in the GHz frequencies (Fig. 3).
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Fig. 3. Overall TX efficiency versus output power.
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Fig. 4. Spectra of Gaussian pulse-shaped and phase-scrambled
1Mb/s OOK for the three channels measured from the chip
Fig. 4 shows the multi-channel capability of the TX. Spec-
tra of 1Mb/s Gaussian pulse-shaped (𝛼=0.3) phase-scrambled
OOK (10x oversampling) of the three channels measured from
the chip are superimposed. Spurs from the 10x oversampling
are all below−30dBc. Pulse-shaping reduces the first sidelobe
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Fig. 5. 1Mb/s BPSK modulated waveform with SRRC filtering
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Fig. 6. 1Mb/s BPSK spectra with and without pulse-shaping
by 6dB and the second sidelobe by 9dB. At a −12.5dBm aver-
age output power, the TX consumes 440pJ/bit, which is lower
than all resonator-based transmitters at GHz frequencies.
Measured transient waveform and spectra for 1Mb/s BPSK
are shown in Figs. 5, 6. Square Root Raised Cosine (SRRC)
filtering (𝛽=0.3) at 8x oversampling suppresses the first side-
lobe by 13dB. The TX consumes 530pJ/bit while transmit-
ting −11dBm in this mode. In GMSK mode, the TX con-
sumes 550pJ/bit at −10dBm output power. The digitally fil-
tered GMSK modulation reduces the first sidelobe by 7dB and
second sidelobe by greater than 20dB as compared to MSK.
Technology 65nm CMOS
Supply 0.7V (RF), 1V(Switch)
Num. Channels 3
Startup Time 4𝜇𝑠
Data Rate 1Mb/s
Phase Noise -132dBc/Hz (1MHz off.)
PA Peak Eff. 44.4%
TX Peak Eff. 33%
POUT -17dBm to -2.5dBm
Energy per bit and Average POUT
OOK (Gauss.) 440pJ/bit at -12.5dBm
BPSK(SRRC) 530pJ/bit at -11dBm
GMSK 550pJ/bit at -10dBm
Fig. 7. TX performance summary and packaging photograph
Fig. 7 summarizes the TX specifications and shows the
packaging photograph of the CMOS die co-packaged with
three FBARs in a QFN40. The TX core occupies an area of
0.324𝑚𝑚2. The TX has also been used to successfully trans-
mit packetized ECG data to a commercial receiver.
In conclusion, a TX architecture optimized for the short-
distance link budgets of BANs is presented. The PA is opti-
mized for operation at −10dBm with integrated pulse-shaping
capability. High-Q FBAR based LO generation is extended to
three-channel operation. Integrated on-chip resonators [5] will
enable area-efficient expansion to larger number of channels.
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